Si 1-x Ge x -channel pFETs can be used to further enhance performance of CMOS technology. Properties of this technology are: improved scalability and mobility [1, 2], further performance enhancement for narrow-width pFETs due to uniaxial channel stress [3] , compatibility with other stressors like Si 1-y Ge y source/drains [4] and superior negative-bias temperature instability [5] .
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The combination of a strained channel and a source-drain stressor leads to a different optimization than for silicon-channels: whereas for Si-channels the recess depth of the S/D module needs to be maximized for the highest stress, for SiGe-channels, less recess may lead to higher final channel stress, especially for short channels [2, 6] . The goal of this abstract is to give a more complete analysis of how the combination of the channel-and source/drain-stressor module can be optimised in gate-first and gate-last technologies.
Stress simulations are performed either in Taurus This section studies the effect of source/drain recess depth on channel stress. A typical cross-section with all relevant dimensions is shown in Figure 1 . Si 0.45 Ge 0.55 -channels are deposited, strained w.r.t. the underlying silicon substrate. The main parameters that are varied are the gate length and the source/drain recess depth: the latter is varied between 0 nm (no recess) and 60 nm. An important intermediate case for the recess depth is 5 nm: in this case only the Si-cap and Si 0.45 Ge 0.55 -channel are etched out, but no material of the Si substrate underneath. In all cases the source/drain overgrowth is kept constant at 30 nm above the original silicon level. The channel stress after source/drain epitaxial growth is shown in Figure 2 (top-right), indicating that for a gate-first process, a deeper recess leads to the highest stress for longer channels (gate length > 20 nm), while for short-channel pFETs a raised source/drain (recess 0 nm) is more beneficial. The lowest efficiency for the source/drain module is obtained for 5 nm recess, i.e. the case where only the channel and Si-cap are removed. Figure 2 (bottom-left) shows that gate removal leads to strong further enhancement of the channel stress w.r.t. gate-first. Moreover, also in the gate-last case it is less beneficial to use a very deep source/drain recess at gate lengths below 30 nm. Plotting the stress versus recess depth (Figure 2 , bottom-right) confirms this: for short channels, similar channel stress can be obtained either by a very deep recess, or by omitting the S/D etch altogether. If the source/drain stressor is highly doped, having a spacer width of 6 nm might lead to loss of short-channel control for deeply recessed source/drain stressors. As a consequence there is a trade-off between spacer width and recess depth. Figure 3 shows an example where the spacer width needs to be linearly scaled with recess depth. As a deeper recess is now further away from the channel, it leads to less stress relaxation after recess (Figure 3, top-left) , but also to less additional stress coming from the source/drain epi, resulting in a similar stress after epigrowth than for the constant-spacer case (Figure 3, top-right) . For gate-last transistors, a deep recess is again found to be preferred for long channels (Figure 3, bottom-left) . Zero recess provides a valid alternative for short-channels (Figure 3 , bottom-right), and might be the preferred choice in terms of layer stability. Overall channel stresses in the order of several gigapascals are found, values that can only be achieved if the channel is sufficiently thin and of excellent epitaxial quality. . Cross-section after the gate-last module of strained-Ge channel FETs on a relaxed Si 1-x Ge x -virtual buffer with a Si 1-y Ge y or Ge 1-z Sn z source/drain. All simulations use a gate pitch of 1 micron. Figure 5 shows the stress in the channel center when two stressors are combined, an SRB and a source/drain module. For pFETs, a compressive/negative longitudinal stress is preferred for mobility enhancement. Higher compressive channel stress can be obtained by decreasing the germanium concentration in the SRB and increasing the germanium/tin concentration in the source/drain. The dashed black line connects points that show the effect of the SRB only (i.e. equal Ge % for the SRB and S/D modules, leading to no additional stress from the S/D). The SRB-only channel stress is found to be very large and independent of whether a gate-first or -last scheme is used (black line, Figure 5 , top versus bottom). For a Si 0.25 Ge 0.75 or Si 0.5 Ge 0.5 SRB, a germanium source/drain already leads to significant additional stress. Adding tin in the source/drain regions can be used for further mobility enhancement. This is especially interesting for gate-last technologies, as in this case source/drain stressors are more effective (slope of the curves in Figure 5 , top versus bottom). 
Conclusions
This abstract studies the effect of a source/drain stressor and a strain-relaxed buffer on strained Si 1-x Ge x -channel pFETs for gate-first and gate-last technologies. While for long channels, deeper recess leads to higher stress, for short-channel FETs leaving the Si 1-x Ge x untouched and opting for a raised S/D approach leads to similar or higher channel stress and may be the preferred option from layer-stability point of view. The combination of Si 1-x Ge x SRBs and tin-doped germanium source/drains is found to be efficient to further boost mobility of germanium-channel pFETs, especially in combination with gate-last technologies. 
